1. Introduction {#sec1}
===============

Since an introduction of the newly defined active building block, namely, the current conveyor transconductance amplifier (CCTA), in 2005 \[[@B1]\], this device has been gaining an increasing attention that led to a great number of analog function circuits. Basically, the CCTA device can be realized by cascading the second-generation current conveyor with the multioutput transconductance amplifier in monolithic form. By combining the advantages of both circuit technologies, the CCTA possesses low power consumption, wide bandwidth, high dynamic range, and high-slew rate. Considering these reasons, the CCTA is suitable for a class of analog signal processing which can process both current and voltage signals. Hence, a great number of numerous analog adjustable functions are available in open literature \[[@B1]--[@B5]\].

In 2008, the current-controlled conveyor transconductance amplifier (CCCTA), which is a modified version of the CCTA, was introduced in bipolar technology \[[@B6]\]. Since its introduction, the CCCTA has been widely used in applications for continuous-time signal processing \[[@B6]--[@B9]\]. The parasitic resistance looking into the *x*-terminal (*R* ~*x*~) of the circuit is used to advantage in current-controlled circuit parameter, because it is easily adjusted by an external biasing current. This advantage allows the implementation of numerous electronically tunable circuits without requiring external passive resistors, which is especially important for integrated circuit implementation.

In recent integrated circuit technology, there are two basic technologies that are known as bipolar and CMOS technologies. For the bipolar transistor technology, they have higher transconductance gain (*g* ~*m*~), low-noise performance, and better high-frequency performance than their CMOS counterparts \[[@B10], [@B11]\]. On the other hand, the advantage of the CMOS technology includes high-input impedance level, low power dissipation, and small chip area. The circuit realized in BiCMOS technology will therefore provide the advantages of both technologies.

The aim of this work is to realize a current-controlled conveyor transconductance amplifier (CCCTA) structure suitable for integration in BiCMOS technology. The proposed CCCTA has relatively simple structure, since it is composed of solely differential pairs and simple current mirrors. The important circuit parameters, that is, parasitic resistance *R* ~*x*~ and current transfer characteristic *i* ~*o*~/*i* ~*z*~, can be adjusted electronically and linearly through the external bias currents. The characteristics of the proposed CCCTA are demonstrated by PSPICE simulation results using 0.35 *μ*m BiCMOS real process parameters. The results show good agreement with the expected values. Some application examples in realizing resistorless analog function circuits using the proposed CCCTA as active building blocks are also given. The circuit solutions with fewer components are realized in order to demonstrate the easy applicability of the proposed circuit and to obtain simple and compact circuit designs.

2. Basic Concept of the CCCTA {#sec2}
=============================

The CCCTA is conceptually a combination of second-generation current-controlled conveyor (CCCII) and transconductance amplifier. Its electrical symbol and equivalent circuit can be shown in [Figure 1](#fig1){ref-type="fig"}. As shown, the CCCTA device consists of two input terminals (*y* and *x*) and two output terminals (*z* and *o*). The *x*-terminal has a parasitic serial resistance (*R* ~*x*~), where its value usually depends on an external supplied current. The *y*-terminal is the high-input impedance terminal, while the *z*- and *o*-terminals are two types of high-output impedance terminals. The property of the CCCTA can be described by the following matrix: $$\begin{matrix}
{\begin{bmatrix}
i_{y} \\
v_{x} \\
i_{z} \\
i_{o \pm} \\
\end{bmatrix} = \begin{bmatrix}
0 & 0 & 0 & 0 \\
R_{x} & 1 & 0 & 0 \\
1 & 0 & 0 & 0 \\
0 & 0 & {\pm g_{m}} & 0 \\
\end{bmatrix} \cdot \begin{bmatrix}
i_{x} \\
v_{y} \\
v_{z} \\
v_{o \pm} \\
\end{bmatrix},} \\
\end{matrix}$$ where *R* ~*x*~ and *g* ~*m*~ are the finite parasitic resistance looking into the *x*-terminal and the transconductance gain of the CCCTA, respectively. Here, *R* ~*x*~ and *g* ~*m*~ depend on the external DC bias currents *I* ~*A*~ and *I* ~*B*~, respectively.

3. Proposed BiCMOS CCCTA Realization {#sec3}
====================================

The schematic BiCMOS realization of the proposed CCCTA is shown in [Figure 2](#fig2){ref-type="fig"}. The circuit mainly consists of second-generation current-controlled conveyor (CCCII) and transconductance amplifier. It is designed by combining bipolar and CMOS technologies in order to utilize the main advantages of each technology, that is, higher transconductance, higher frequency, low power consumption, and small silicon area. The groups of transistors *Q* ~1~-*Q* ~2~, *Q* ~3~-*Q* ~4~, and *Q* ~5~-*Q* ~6~, which are assumed to be well matched, act as transconductance amplifiers to convert the voltage signal to the current signal. The current mirroring has been achieved by simple current mirror circuits (*M* ~1~--*M* ~3~), (*M* ~4~-*M* ~5~), (*M* ~6~-*M* ~7~), (*M* ~8~--*M* ~10~), and (*M* ~11~--*M* ~13~). Mirroring actions between *M* ~1~ and *M* ~2~, *M* ~4~ and *M* ~5~, and *M* ~6~ and *M* ~7~ force equal bias current in *Q* ~1~ and *Q* ~2~, *Q* ~3~ and *Q* ~4~, and *Q* ~5~ and *Q* ~6~, respectively. By applying the translinear principle to the base-emitter voltages (*v* ~BE~) of *Q* ~1~ and *Q* ~2~, the differential input voltage (*v* ~*y*~ − *v* ~*x*~) can be derived as $$\begin{matrix}
{v_{y} - v_{x} = v_{\text{BE}1} - v_{\text{BE}2} = V_{T}\left( {\ln\frac{i_{c1}}{I_{S}} - \ln\frac{i_{c2}}{I_{S}}} \right),} \\
\end{matrix}$$ where *V* ~*T*~≅26 mV at 27°C is the thermal voltage, *I* ~*S*~ is the reverse saturation current, and *i* ~*c*1~ and *i* ~*c*2~ are, respectively, the collector currents of transistors *Q* ~1~ and *Q* ~2~.

As shown in [Figure 2](#fig2){ref-type="fig"}, the relationship of the current flowing through the *x*-terminal (*i* ~*x*~) is equal to $$\begin{matrix}
{i_{x} = i_{c2} - i_{c1},} \\
\end{matrix}$$ where $$\begin{matrix}
{i_{c1} = \frac{I_{A}}{1 + e^{- (v_{y} - v_{x})/V_{T}}},} \\
{i_{c2} = \frac{I_{A}}{1 + e^{(v_{y} - v_{x})/V_{T}}}.} \\
\end{matrix}$$

Substituting ([4](#EEq4){ref-type="disp-formula"}) into ([3](#EEq3){ref-type="disp-formula"}), the current *i* ~*x*~ can be rewritten as $$\begin{matrix}
{i_{x} = I_{A}\tanh\left( \frac{v_{x} - v_{y}}{2V_{T}} \right).} \\
\end{matrix}$$

For simplification, if we assume that (*v* ~*x*~ − *v* ~*y*~) ≪ 2*V* ~*T*~, then the term tanh(*v* ~*x*~ − *v* ~*y*~/2*V* ~*T*~) can be approximately reduced to (*v* ~*x*~ − *v* ~*y*~/2*V* ~*T*~). Hence, ([5](#EEq6){ref-type="disp-formula"}) can also be given by $$\begin{matrix}
{i_{x} \cong I_{A}\left( \frac{v_{x} - v_{y}}{2V_{T}} \right).} \\
\end{matrix}$$ From the above expression, the parasitic resistance looking into the *x*-terminal (*R* ~*x*~) of the CCCTA when the *y*-terminal is connected to ground has been derived as $$\begin{matrix}
{R_{x} \cong \frac{2V_{T}}{I_{A}}.} \\
\end{matrix}$$ It should be noted from ([7](#EEq8){ref-type="disp-formula"}) that the resistance *R* ~*x*~ is controllable electronically by adjusting the bias current *I* ~*A*~.

Similarly, the small-signal transconductance gain (*g* ~*m*~) of the CCCTA derived from transconductors *Q* ~3~-*Q* ~4~ (*Q* ~5~-*Q* ~6~) can be expressed as \[[@B12]\] $$\begin{matrix}
{g_{m} = \frac{i_{o}}{v_{z}} = \frac{I_{B}}{2V_{T}}.} \\
\end{matrix}$$ Also note that the *g* ~*m*~-value can be controlled electronically and linearly by changing the *I* ~*B*~-value.

4. Simulation Results {#sec4}
=====================

To confirm the theoretical study, the proposed CCCTA structure in [Figure 2](#fig2){ref-type="fig"} has been simulated with PSPICE using standard 0.35 *μ*m BiCMOS process parameters. The circuit was biased with ±1 V supply voltages. The transistor aspect ratios (*W*/*L* in *μ*m/*μ*m) were chosen as 7/0.7 and 8.5/0.7 for all the PMOS and NMOS transistors, respectively.

In [Figure 3](#fig3){ref-type="fig"}, the theoretical and simulated values of the parasitic resistance *R* ~*x*~ of the proposed CCCTA against the biasing current *I* ~*A*~ are plotted. In the plots, the biasing current *I* ~*A*~ was adjusted from 5 *μ*A to 300 *μ*A. As shown, the simulated results agree well with the theory. Next, the DC current transfer behavior has been investigated. A DC sweep simulation has been performed, to demonstrate the range where the current through *z*-terminal is equal to the one applied to *x*-terminal. The resulting plots when *I* ~*A*~ = 50 *μ*A are shown in [Figure 4](#fig4){ref-type="fig"}, which can observe that the output offset current at the *z*-terminal was found to be approximately 300 nA. [Figure 5](#fig5){ref-type="fig"} shows the current transfer characteristic from *x*-terminal to *z*-terminal as a function of frequency. One can measure from the simulation results that the −3 dB bandwidth of the current transfer *i* ~*z*~/*i* ~*x*~ has a value of about 47 MHz.

[Figure 6](#fig6){ref-type="fig"} shows the plots of both output currents *i* ~*o*+~ and *i* ~*o*−~ against the input voltage *v* ~*z*~. It can be measured from the plots that the voltage *v* ~*z*~ linearly converts into output signal currents *i* ~*o*+~ and *i* ~*o*−~ with nonlinearity of less than 1% for the input voltage range of −50 mV to 50 mV. The simulated frequency responses of the transconductance gain *g* ~*m*~ characteristic for three different values of *I* ~*B*~, that is, *I* ~*B*~ = 50 *μ*A, 100 *μ*A, and 150 *μ*A, are depicted in [Figure 7](#fig7){ref-type="fig"}. The results indicate that the bandwidth in order of megahertz is achieved. In addition, the total power dissipation of this circuit was found to be \<0.13 mW. [Table 1](#tab1){ref-type="table"} compares the major performances between the proposed BiCMOS CCCTA of [Figure 2](#fig2){ref-type="fig"} and the previous bipolar CCCTA reported in \[[@B6]\]. They were obtained with the bias currents *I* ~*A*~ = 50 *μ*A and *I* ~*B*~ = 100 *μ*A.

5. Resistorless Analog Function Realization {#sec5}
===========================================

In order to underline the potential of the proposed CCCTA, two illustrative analog function circuits have been implemented and discussed in the following subsections. The circuits were realized based on the employment of the minimum number components, thereby reducing the total power consumptions. Also, they do not need any additional passive resistor, which result in the integrable circuit design, as well as simple and compact structures.

5.1. Current-Mode Universal Filter {#sec5.1}
----------------------------------

As the first application example, the proposed CCCTA was used to realize the resistorless current-mode universal filter. A simple three-input single-output (TISO) filter using a single CCCTA and only two grounded capacitors is described. The configuration is shown in [Figure 8](#fig8){ref-type="fig"}. By straightforward analysis, the single-output current function realized by this configuration is found to be $$\begin{matrix}
{I_{\text{out}}\left( s \right) = \frac{D\left( s \right)I_{\text{in}3} - \left( sC_{1}R_{x} + 1 \right)g_{m}I_{\text{in}2} + g_{m}I_{\text{in}1}}{D\left( s \right)},} \\
\end{matrix}$$ where $$\begin{matrix}
{D\left( s \right) = s^{2}R_{x}C_{1}C_{2} + sC_{2} + g_{m}.} \\
\end{matrix}$$

From the above expressions, the following can be summarized.The LP response is obtained with *I* ~in1~ = *I* ~in~ (an input current signal) and *I* ~in2~ = *I* ~in3~ = 0.The BP response is obtained with *I* ~in1~ = *I* ~in2~ = *I* ~in~ and *I* ~in3~ = 0.The HP response is obtained with *I* ~in2~ = *I* ~in3~ = *I* ~in~, *I* ~in1~ = 0, and *C* ~2~ = *g* ~*m*~ *R* ~*x*~ *C* ~1~.The BS (bandstop) response is obtained with *I* ~in1~ = *I* ~in2~ = *I* ~in3~ = *I* ~in~ and *C* ~2~ = *g* ~*m*~ *R* ~*x*~ *C* ~1~.The AP (all pass) response is obtained with *I* ~in1~ = *I* ~in2~ = *I* ~in3~ = *I* ~in~ and *C* ~2~ = 2*g* ~*m*~ *R* ~*x*~ *C* ~1~.

Clearly, the configuration of [Figure 8](#fig8){ref-type="fig"} can be used as a three-input single-input current-mode universal filter that can realize all the five standard types of the biquad filter functions. Also from ([9](#EEq10){ref-type="disp-formula"}) and ([10](#EEq11){ref-type="disp-formula"}), the natural angular frequency (*ω* ~*o*~) and bandwidth (BW) of the filter in all cases are given, respectively, by $$\begin{matrix}
{\omega_{o} = \sqrt{\frac{g_{m}}{R_{x}C_{1}C_{2}}},} \\
{\text{BW} = \frac{1}{R_{x}C_{1}}.} \\
\end{matrix}$$ It can be observed that we can tune the values of the filter parameters *ω* ~*o*~ and BW by controlling *g* ~*m*~ and/or *R* ~*x*~.

The TISO resistorless current-mode universal filter of [Figure 8](#fig8){ref-type="fig"} was also simulated. The active and passive component values have been chosen as *I* ~*A*~ = *I* ~*B*~ = 50 *μ*A and *C* ~1~ = *C* ~2~ = 100 pF, to obtain the filter responses with a natural angular frequency of *f* ~*o*~ = *ω* ~*o*~/2*π*≅1.53 MHz. The theory and simulated frequency characteristics for LP, BP, HP, and BS are shown in Figures [9](#fig9){ref-type="fig"} and [10](#fig10){ref-type="fig"}, respectively. [Figure 11](#fig11){ref-type="fig"} also shows the AP frequency characteristics of the filter in [Figure 8](#fig8){ref-type="fig"} when *C* ~1~ = 50 pF and *C* ~2~ = 100 pF.

5.2. Floating Inductance Simulator {#sec5.2}
----------------------------------

[Figure 12](#fig12){ref-type="fig"} represents the lossless floating inductance simulator circuit consisting of two CCCTAs and two grounded capacitors. Taking *g* ~*m*~ = *g* ~*m*1~ = *g* ~*m*2~ and *C* = *C* ~1~ = *C* ~2~, the input impedance of the simulator is obtained as $$\begin{matrix}
{Z_{\text{in}} = sL_{\text{eq}} \cong \frac{s\left( R_{x1} + R_{x2} \right)C}{g_{m}},} \\
\end{matrix}$$ where *R* ~*xi*~ is the parasitic resistance *R* ~*x*~ of the *i*th CCCTA (*i* = 1,2). It is obvious that the realized equivalent inductance value is found to be *L* ~eq~ = (*R* ~*x*1~ + *R* ~*x*2~)*C*/*g* ~*m*~, which is electronically controllable by adjusting *R* ~*xi*~ and/or *g* ~*m*~. Additionally, if *v* ~2~ = 0, a grounded inductance simulator can also be realized from the configuration of [Figure 12](#fig12){ref-type="fig"}.

To verify the performance of the derived inductance simulator of [Figure 12](#fig12){ref-type="fig"}, the circuit was simulated and compared with the ideal inductor. For this purpose, the following component values were taken as *R* ~*x*1~ = *R* ~*x*2~ = 2.6 kΩ (*I* ~*A*1~ = *I* ~*A*2~≅20 *μ*A), *g* ~*m*1~ = *g* ~*m*2~ = 0.96 mA/V (*I* ~*B*1~ = *I* ~*B*2~≅50 *μ*A), and *C* = *C* ~1~ = *C* ~2~ = 50 pF, which results in *L* ~eq~≅0.27 mH. The simulated voltage and current waveforms of the floating inductance simulator circuit of [Figure 12](#fig12){ref-type="fig"} when a 1 MHz sinusoidal signal is applied are shown in [Figure 13](#fig13){ref-type="fig"}. From the results, the phase shift between the current and voltage is about 93°, which is in close correspondence with the expected value equal to 90°. Further, the frequency-dependent impedance of the simulator is shown in [Figure 14](#fig14){ref-type="fig"}. It may be noted that the simulator operates correctly along the frequency range 10 kHz to 4 MHz. [Figure 15](#fig15){ref-type="fig"} also shows the frequency characteristics of the inductance simulator for three different values of *R* ~*x*~, where *R* ~*x*~ = *R* ~*x*1~ = *R* ~*x*2~  (*I* ~*A*~ = *I* ~*A*1~ = *I* ~*A*2~). The simulations were performed by varying *R* ~*x*~ = 5.2 kΩ (*I* ~*A*~≅10 *μ*A), *R* ~*x*~ = 2.6 kΩ (*I* ~*A*~≅20 *μ*A), and *R* ~*x*~ = 1.04 kΩ (*I* ~*A*~≅50 *μ*A), to obtain *L* ~eq~≅0.54 mH, 0.27 mH, and 0.108 mH, respectively.

6. Closing Remarks {#sec6}
==================

In this paper, a simplified structure of the current-controlled conveyor transconductance amplifier (CCCTA) in BiCMOS technology has been introduced and characterized. The circuit is capable of operating at ±1 V supply voltages and can operate to a frequency of about 40 MHz. The proposed CCCTA is implemented with standard 0.35 *μ*m BiCMOS real process parameters. Some resistorless circuit implementations with minimum component count and the added advantage of electronic tuning property realizing from the proposed CCCTA are also given. The simulation results have been performed for the designed CCCTA and its applications to verify the theoretical analysis.
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###### 

Main performances of the CCCTA reported in \[[@B6]\] and the proposed one of [Figure 2](#fig2){ref-type="fig"}, for *I* ~*A*~ = 50 *μ*A and *I* ~*B*~ = 100 *μ*A.

  ------------------------------------------------------------------------------------------------------------------------------------------
  Parameters                                       CCCTA of \[[@B6]\]                  Proposed CCCTA of [Figure 2](#fig2){ref-type="fig"}
  ------------------------------------------------ ----------------------------------- -----------------------------------------------------
  Technology                                       ALA400 bipolar                      0.35 *μ*m BiCMOS

  Supply voltages                                  ±1.5 V                              ±1 V

  Power dissipation                                1.48 mW                             0.13 mW

  −3 dB bandwidth for *v* ~*x*~/*v* ~*y*~          105 MHz                             82 MHz

  −3 dB bandwidth for *i* ~*z*~/*i* ~*x*~          34 MHz                              47 MHz

  −3 dB bandwidth for *i* ~*o*±~/*v* ~*z*~         30 MHz                              40 MHz

  *R* ~*x*~                                        260 Ω (@*I* ~*B*1~ = 50 *μ*A)       1.04 kΩ (@*I* ~*A*~ = 50 *μ*A)

  *g* ~*m*~                                        0.95 mA/V--2.78 mA/V \              0.925 mA/V--2.64 mA/V \
                                                   (@*I* ~*B*2~ = 50 *μ*A--150 *μ*A)   (@*I* ~*B*~ = 50 *μ*A--150 *μ*A)

  Parasitic resistance at port *y* (*R* ~*y*~)     7.24 MΩ                             262 kΩ

  Parasitic resistance at port *z* (*R* ~*z*~)     123.26 kΩ                           80 kΩ

  Parasitic resistance at port *o*± (*R* ~*o*±~)   207.87 kΩ                           740 kΩ
  ------------------------------------------------------------------------------------------------------------------------------------------
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